Who knows that this pci ip core has been implemented in silicon? Also I want to add a pci bus arbiter in this pci ip core. Who could give me some suggestion about this? Does this arbiter will affect the core itself? -- To unsubscribe from pci mailing list please visit http://www.opencores.org/mailinglists.shtml