Re: [openrisc] Cache Modes In ORPsoc System

["Damjan Lampret" <lampret@opencores.org>]

Michael,

you will need to tell more about "running into some problems". What happens?
I assume you want to run some SW code on your FPGA implementation and it
doesn't behave as expected. Well did you try to run the same code in RTL
simulation? Did you change configuration (enable IC, IMMU etc) of the FPGA
implementation and check if the software behaves the same? Also change clock
frequency to check it isn't timing problem.

If you can pin point part of the software where it doesn't behave as
expected, send me that part and I will try to run it in my RTL simulations.

regards,
Damjan

----- Original Message -----
From: <mphan@nimbuswireless.com>
To: <openrisc@opencores.org>
Sent: Thursday, June 26, 2003 11:19 AM
Subject: [openrisc] Cache Modes In ORPsoc System


> Hi Damjan,
>
> We are running into some problems when we implement the ORPsoc in
> Xilinx FPGA, we hope you can give us some hints to solve them.
>
> Here is our configuration:
> NO DATA MMU
> NO INSTRUCTION MMU
> NO DATA CACHE
> WITH INSTRUCTION CACHE ( 4 KB)
>
> But in the LAB we can only run the DC mode.
> The other three did not run: NOCACHE, IC, and ICDC.
>
> Have you seen this before.
>
> Hope you can give us some answers
>
> Thanks
> Michael Phan
> --
> To unsubscribe from openrisc mailing list please visit
http://www.opencores.org/mailinglists.shtml
>

--
To unsubscribe from openrisc mailing list please visit http://www.opencores.org/mailinglists.shtml