I am a senior EE and looking for Verilog design experience. I am now taking my first course in Verilog design. I would like to code a Verilog design for OpenCores to help the organization and myself. Please respond. Thanks. Brent. -- To unsubscribe from openip mailing list please visit http://www.opencores.org/mailinglists.shtml