[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[pci] #`FF_DELAY statements in pci_out_reg.v
HI,i am reading "pci_out_reg.v"
Inside this file,i find some codes like
always@(posedge reset_in or posedge clk_in)
if ( reset_in )
dat_out <= #`FF_DELAY 1'b0 ;
else if ( dat_en_in )
dat_out <= #`FF_DELAY dat_in ;
i am always told that dose not use Wait for XX (vhdl) or #XX(verilog)
statements in your code 'cause these statements will not be
Synthesized.However,i found several #'FF_DELAY statements in this file.
It really confuse me.Any comments will be appreciated.
To unsubscribe from pci mailing list please visit http://www.opencores.org/mailinglists.shtml