[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] pci/rtl/verilog pci_bridge32.v top.v



CVSROOT:	/home/oc/cvs
Module name:	pci
Changes by:	tadejm	03/08/21 22:49:30

Modified files:
	rtl/verilog    : pci_bridge32.v top.v 

Log message:
	Added signals for WB Master B3.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml