[pci] PCI Operational registers (Two clock domain)

[yakgna narayanan <yakgnaa@yahoo.com>]

hi,
I am having one technical doubt, To whom shall i post
my question.
My doubt is : 
how to handle register for multi clock domains ?
say for e.g a operational register in pci
rega      - 8 bit register
write clk - pci_clk
read clk  - bk_end_clk
For data transfer means we can go for Asynchronous
fifo, whereas for registers, individual bit setting
and clearing is done in different clocks, so we cant
go for RAM's also. So please guide me how to do
verilog code for registers in multi clock domains.

Thanks in Advance,
Regards,
Yakgna

________________________________________________________________________
Want to chat instantly with your online friends?  Get the FREE Yahoo!
Messenger http://uk.messenger.yahoo.com/
--
To unsubscribe from pci mailing list please visit http://www.opencores.org/mailinglists.shtml