[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
RE: [pci] PCI design
Hi Dragonyoo (??)
We made PCI to WISHBONE bridge, but it is written in Verilog.
It is working on a prototype board with Xilinx Spartan 2 FPGA.
So you must also include the library for Altera's Dual Port
Asinchronous RAMs (except if you will have very small FIFOs,
then they can be made from FFs in FPGA - this is also prepared).
PCI bridge can operate just as PCI Target, but we didn't implement
that as a 'define. We intend to do that soon.
If you are interested, send another email.
Tadej
-----Original Message-----
From: owner-pci@opencores.org [mailto:owner-pci@opencores.org]On Behalf
Of dragonyoo
Sent: Friday, October 26, 2001 10:47 AM
To: pci@opencores.org
Subject: [pci] PCI design
I am designing a card bases on PCI bus,
I need PCI target mode VHDL source.
The chip which impliments PCI bus protocal is altera corpration.
Can you help me?
______________________________________
===================================================================
新浪免费电子邮箱 (http://mail.sina.com.cn)
新浪分类信息－－城市生活指南！ (http://classad.sina.com.cn/)
世界杯、甲A、欧洲联赛…订足球短信，赢手机大奖！
(http://sms.sina.com.cn/sport.html)
--
To unsubscribe from pci mailing list please visit
http://www.opencores.org/mailinglists.shtml
--
To unsubscribe from pci mailing list please visit http://www.opencores.org/mailinglists.shtml