[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

RE: [openrisc] Cell not translated



My first guess is you will have to instantiate the rams yourself using  the vendor's library.

Regards
Jerry

	-----Original Message-----
	From:	LuoLei2000 [SMTP:luolei2000@hotmail.com]
	Sent:	Friday, February 14, 2003 3:11 PM
	To:	openrisc@opencores.org
	Subject:	[openrisc] Cell not translated

	Hi, All,
	 
	I want to use OpenRisc as the netlist for my project. When I try to compile and synthsis, there is warning:

	Warning: Cell 'or1200_immu_top/or1200_immu_tlb/itlb_mr_ram/ramb4_s16_0' (RAMB4_S16) not translated. (TRANS-1)
	Warning: Cell 'or1200_immu_top/or1200_immu_tlb/itlb_tr_ram/ramb4_s16_0' (RAMB4_S16_1) not translated. (TRANS-1)
	Warning: Cell 'or1200_immu_top/or1200_immu_tlb/itlb_tr_ram/ramb4_s16_1' (RAMB4_S16_param_1) not translated. (TRANS-1)
	Warning: Cell 'or1200_ic_top/or1200_ic_ram/ic_ram0/ramb4_s4_0' (RAMB4_S4) not translated. (TRANS-1)
	Warning: Cell 'or1200_ic_top/or1200_ic_ram/ic_ram0/ramb4_s4_1' (RAMB4_S4_param_1) not translated. (TRANS-1)
	Warning: Cell 'or1200_ic_top/or1200_ic_ram/ic_ram0/ramb4_s4_2' (RAMB4_S4_param_2) not translated.
	.....
	 
	Anyone can tell me why and how to make it synthsizable?
	 
	Is OpenRisc1200 synthsizable?
	 
	Thanks in advance.
	 
	Lei
--
To unsubscribe from openrisc mailing list please visit http://www.opencores.org/mailinglists.shtml