[
Date Prev
][
Date Next
][
Thread Prev
][
Thread Next
][
Date Index
][
Thread Index
]
[openrisc] Reset exception
To
: "OpenRisc Forum" <
openrisc@opencores.org
>
Subject
: [openrisc] Reset exception
From
: Marķa Bolado <
mbolado@teisa.unican.es
>
Date
: Sat, 14 Dec 2002 19:33:46 +0100
Reply-To
:
openrisc@opencores.org
Sender
:
owner-openrisc@opencores.org
In OR1000 Architecture Manual, you affirm that Reset exception is caused by soft and hard reset. What do you mean by 'soft' reset?
Follow-Ups
:
Re: [openrisc] Reset exception
From:
Marko Mlinar <markom@opencores.org>
Prev by Date:
Re: [openrisc] FPGA board
Next by Date:
[openrisc] OpenRisc on VirtexPro
Prev by thread:
Re: [openrisc] OpenRisc on VirtexPro
Next by thread:
Re: [openrisc] Reset exception
Index(es):
Date
Thread