Re: [openrisc] Cache and MMU removal

[Shawn Tan <shawn.tan@aeste.net>]

-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1



Damjan Lampret wrote:
| Hi Shawn,
|
| I can assure you that removing IC, DC and MMUs should not affect core
| functionality (except missing cache and mmu functionality). It has been
| tested in HW. Just make sure you remove caches and mmus via
or1200_defines.v
| (OR1200_NO*).

Thanks.. I'm checking all the cores one by one.. yes, I removed it via
_defines.v.. I'm building a project similar to the ORPSOC.. using the
XSV800.. but I'm trying to use 100% Opencores components.. so, the next
thing I'm checking is the MemoryController.. just in case it isn't
reading in the instructions correctly..

- --
With Metta,
Shawn Tan.

"In a world without fences and walls, who needs Gates and Windows."
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.0.6 (GNU/Linux)
Comment: For info see http://www.gnupg.org

iD8DBQE87vSg9KUEj/m6O5oRAgFmAJ9SEjH2FMZnt+zNNw9D9guWvJVX7ACeLSY2
H+7kDrjSk288H06loQ2VuyI=
=NWw3
-----END PGP SIGNATURE-----

--
To unsubscribe from openrisc mailing list please visit http://www.opencores.org/mailinglists.shtml