Re[2]: [fpu] Add/Sub Unit Test Vectors

[Linus Svensson <linus.svensson@sm.luth.se>]

A friend of mine and I did a similar project last year. You can find
the report and all files at http://fpu.varulv.net. Even though the
result is a functional FPU (with reduced instruction set), it is not
anything that should be used in a real implementation. However, the
report can give you a better start since you can learn from our
mistakes. 

At least the Bibliographical References should be useful to you. I can
especially recommend the following two publications:

1) Hennessy, John L, Patterson, David A, (1996).
   "Computer Architecture: A Quantitative Approach."
   San Francisco: Morgan Kaufmann Publishers, Inc.

2) IEEE standard 754 for Binary Floating-Point Arithmetic.
   http://www.ieee.org.

/Linus


Friday, June 21, 2002, 3:42:36 PM, you wrote:

> hi ,

>         I am an engineering student and i would like to implement IEEE 754 
> floating point ALU using VHDL.Can you provide some help ,like,where i 
> can find materials regarding the standard and all.Please advise me on 
> how to start and go about it.

>                                                                   Thanking you,
>                                                                   Manoj.
> --
> To unsubscribe from fpu mailing list please visit http://www.opencores.org/mailinglists.shtml

--
To unsubscribe from fpu mailing list please visit http://www.opencores.org/mailinglists.shtml