[ethmac] Wishbone error/retry signal

[NICHOLAS DAVID LINDBERG <ndlindberg@students.wisc.edu>]

Hello All,

I have a quick and painless question.  Since the Eth. IP Core does not have any sort of wishbone compliant retry_i signal, am I correct in assuming that when the Eth. IP Core gets an error_i (on m_wb_err_i), it ends the cycle and tries to re-issue it until there is an m_wb_ack_i?

I'm pretty sure that this is how it works, although I wanted to make sure, as our design depends on this specific funcionality.

Thanks all--
Nick



--
To unsubscribe from ethmac mailing list please visit http://www.opencores.org/mailinglists.shtml