[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] oc8051/rtl/verilog oc8051_defines.v oc8051_ram ...



CVSROOT:	/home/oc/cvs
Module name:	oc8051
Changes by:	simont	03/06/17 13:17:39

Modified files:
	rtl/verilog    : oc8051_defines.v oc8051_ram_top.v oc8051_top.v 

Log message:
	BIST signals added.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml