[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] oc8051/rtl/verilog oc8051_alu.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] oc8051/rtl/verilog oc8051_alu.v
From: OpenCores CVS Agent <cvs@www.opencores.org>
Date: Wed, 7 May 2003 11:32:10 -0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	oc8051
Changes by:	simont	03/05/07 11:32:10

Modified files:
	rtl/verilog    : oc8051_alu.v 

Log message:
	add wire sub_result, conect it to des_acc and des1.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] vga_lcd/rtl/verilog vga_colproc.v vga_csm_pb.v ...
Next by Date: [cvs-checkins] oc8051/rtl/verilog oc8051_top.v
Prev by thread: [cvs-checkins] oc8051/rtl/verilog oc8051_top.v
Next by thread: [cvs-checkins] vga_lcd/rtl/verilog vga_colproc.v vga_csm_pb.v ...
Index(es):
- Date
- Thread