[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[cvs-checkins] pci/ tl/verilog/pci_bridge32.v tl/verilog/pci_ ...
CVSROOT: /home/oc/cvs
Module name: pci
Changes by: mihad 03/01/27 15:49:44
Modified files:
rtl/verilog : pci_bridge32.v pci_in_reg.v pci_io_mux.v
pci_io_mux_ad_en_crit.v
pci_io_mux_ad_load_crit.v pci_master32_sm.v
pci_master32_sm_if.v pci_parity_check.v
pci_rst_int.v pci_target32_clk_en.v
pci_target32_devs_crit.v
pci_target32_interface.v pci_target32_sm.v
pci_target32_stop_crit.v
pci_target32_trdy_crit.v pci_target_unit.v
top.v
apps/crt/rtl/verilog: top.v
apps/crt/syn/synplify: pci_crt.prj pci_crt.sdc pci_crt.ucf
sim/rtl_sim/bin: rtl_file_list.lst
Added files:
rtl/verilog : pci_async_reset_flop.v pci_cbe_en_crit.v
pci_conf_cyc_addr_dec.v pci_conf_space.v
pci_cur_out_reg.v pci_delayed_sync.v
pci_delayed_write_reg.v pci_frame_crit.v
pci_frame_en_crit.v pci_frame_load_crit.v
pci_irdy_out_crit.v pci_mas_ad_en_crit.v
pci_mas_ad_load_crit.v pci_mas_ch_state_crit.v
pci_out_reg.v pci_par_crit.v pci_pci_decoder.v
pci_pci_tpram.v pci_pcir_fifo_control.v
pci_pciw_fifo_control.v pci_pciw_pcir_fifos.v
pci_perr_crit.v pci_perr_en_crit.v
pci_serr_crit.v pci_serr_en_crit.v
pci_sync_module.v pci_wb_addr_mux.v
pci_wb_decoder.v pci_wb_master.v pci_wb_slave.v
pci_wb_slave_unit.v pci_wb_tpram.v
pci_wbr_fifo_control.v pci_wbw_fifo_control.v
pci_wbw_wbr_fifos.v
Log message:
Changed module and file names. Updated scripts accordingly. FIFO synchronizations changed.
--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml