[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ethernet/rtl/verilog eth_wishbone.v



CVSROOT:	/home/oc/cvs
Module name:	ethernet
Changes by:	mohor	02/11/22 12:26:25

Modified files:
	rtl/verilog    : eth_wishbone.v 

Log message:
	Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
	anywhere. Removed.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml