[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ethernet/sim/rtl_sim/modelsim_sim/bin eth_wave.do

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] ethernet/sim/rtl_sim/modelsim_sim/bin eth_wave.do
From: OpenCores CVS Agent <cvs@www.lampret.com>
Date: Fri, 18 Oct 2002 13:11:15 -0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	ethernet
Changes by:	tadejm	02/10/18 13:11:15

Added files:
	sim/rtl_sim/modelsim_sim/bin: eth_wave.do 

Log message:
	Signals for a wave window in Modelsim.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] ethernet/bench/verilog tb_ethernet.v eth_phy.v
Next by Date: [cvs-checkins] ethernet/sim/rtl_sim/modelsim_sim/run tb_eth.do
Prev by thread: [cvs-checkins] ethernet/bench/verilog tb_ethernet.v tb_ethern ...
Next by thread: [cvs-checkins] ethernet/bench/verilog tb_ethernet.v eth_phy.v
Index(es):
- Date
- Thread