[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] dbg_interface/bench/verilog dbg_tb.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] dbg_interface/bench/verilog dbg_tb.v
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Tue, 7 May 2002 16:44:55 +0200
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	dbg_interface
Changes by:	mohor	02/05/07 16:44:55

Modified files:
	bench/verilog  : dbg_tb.v 

Log message:
	mon_cntl_o signals that controls monitor mux added.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] dbg_interface/rtl/verilog dbg_defines.v dbg_re ...
Next by Date: [cvs-checkins] MiniUART/rtl/vhdl Txunit.vhd
Prev by thread: [cvs-checkins] MiniUART/rtl/vhdl Txunit.vhd
Next by thread: [cvs-checkins] dbg_interface/rtl/verilog dbg_defines.v dbg_re ...
Index(es):
- Date
- Thread