[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] vga_lcd/bench/verilog tests.v



CVSROOT:	/home/oc/cvs
Module name:	vga_lcd
Changes by:	oc	02/04/20 11:58:16

Modified files:
	bench/verilog  : tests.v 

Log message:
	Changed testbench to reflect modified VGA timing generator.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml