[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] or1k/mp3/rtl/verilog/or1200 or1200_defines.v

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] or1k/mp3/rtl/verilog/or1200 or1200_defines.v
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Mon, 11 Mar 2002 02:26:52 +0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	or1k
Changes by:	lampret	02/03/11 02:26:52

Modified files:
	mp3/rtl/verilog/or1200: or1200_defines.v 

Log message:
	Fixed async loop. Changed multiplier type for ASIC.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] or1k/mp3/rtl/verilog/or1200 or1200_sprs.v
Next by Date: [cvs-checkins] mlite/vhdl alu.vhd bus_mux.vhd code.txt contro ...
Prev by thread: [cvs-checkins] mlite/vhdl alu.vhd bus_mux.vhd code.txt contro ...
Next by thread: [cvs-checkins] or1k/mp3/rtl/verilog/or1200 or1200_sprs.v
Index(es):
- Date
- Thread