[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] pci/ ench/verilog/system.v tl/verilog/delayed_ ...



CVSROOT:	/home/oc/cvs
Module name:	pci
Changes by:	mihad	02/03/05 12:53:48

Modified files:
	bench/verilog  : system.v 
	rtl/verilog    : delayed_sync.v fifo_control.v pci_target_unit.v 
	                 pci_user_constants.v pciw_pcir_fifos.v 
	                 wb_master.v 

Log message:
	Added some testcases, removed un-needed fifo signals

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml