[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ata/rtl/vhdl/ocidec1 ro_cnt.vhd ud_cnt.vhd

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] ata/rtl/vhdl/ocidec1 ro_cnt.vhd ud_cnt.vhd
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Fri, 1 Mar 2002 04:48:38 +0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	ata
Changes by:	rherveille	02/03/01 04:48:37

Added files:
	rtl/vhdl/ocidec1: ro_cnt.vhd ud_cnt.vhd 

Log message:
	Changed internal counter libraries.
	Split counter.vhd into separate files.
	Core is in same state as Verilog version now.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Next by Date: [cvs-checkins] ata/rtl/vhdl/ocidec2 ro_cnt.vhd ud_cnt.vhd
Prev by thread: [cvs-checkins] ata/rtl/vhdl/ocidec2 ro_cnt.vhd ud_cnt.vhd
Index(es):
- Date
- Thread