[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ata/rtl/verilog/ocidec-2 ud_cnt.v timescale.v ...



CVSROOT:	/home/oc/cvs
Module name:	ata
Changes by:	rherveille	02/02/18 15:27:00

Added files:
	rtl/verilog/ocidec-2: ud_cnt.v timescale.v ro_cnt.v 
	                      revision_history.txt atahost_wb_slave.v 
	                      atahost_top.v atahost_pio_tctrl.v 
	                      atahost_pio_actrl.v atahost_controller.v 

Log message:
	Initial Verilog HDL release

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml