[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] wb_dma/sim/rtl_sim/bin Makefile

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] wb_dma/sim/rtl_sim/bin Makefile
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Fri, 1 Feb 2002 02:58:38 +0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	wb_dma
Changes by:	rudi	02/02/01 02:58:37

Modified files:
	sim/rtl_sim/bin: Makefile 

Log message:
	- Updated make rules ...

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] wb_dma/bench/verilog test_bench_top.v wb_mast_ ...
Next by Date: [cvs-checkins] ethernet/rtl/verilog eth_wishbone.v
Prev by thread: [cvs-checkins] ethernet/rtl/verilog eth_wishbone.v
Next by thread: [cvs-checkins] wb_dma/bench/verilog test_bench_top.v wb_mast_ ...
Index(es):
- Date
- Thread