[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] dbg_interface/rtl/verilog dbg_top.v



CVSROOT:	/home/oc/cvs
Module name:	dbg_interface
Changes by:	mohor	01/11/14 11:10:45

Modified files:
	rtl/verilog    : dbg_top.v 

Log message:
	Wishbone data latched on wb_clk_i instead of risc_clk.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml