[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[cvs-checkins] or1k/or1200/rtl alu.v cpu.v dc.v dc_fsm.v dc_r ...
CVSROOT: /home/oc/cvs
Module name: or1k
Changes by: lampret 01/08/09 15:39:33
Modified files:
or1200/rtl : alu.v cpu.v dc.v dc_fsm.v dc_ram.v dc_tag.v
except.v frz_logic.v ic.v ic_fsm.v ic_ram.v
ic_tag.v lsu.v mem2reg.v multp2_32x32.v
operandmuxes.v or1200.v pic.v pm.v reg2mem.v
rf.v sprs.v traceport.v tt.v wb_biu.v wbmux.v
Added files:
or1200/rtl : cfgr.v defines.v generic_dpram_32x32.v
generic_spram_2048x32.v generic_spram_2048x8.v
generic_spram_512x19.v generic_tpram_32x32.v
id.v ifetch.v xcv_ram32x8d.v
Log message:
Major clean-up.
--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml