[cvs-checkins] mem_ctrl/ oc/README.txt oc/STATUS.txt ench/ver ...

[OpenCores CVS Agent <cvs-checkins-agent@opencores.org>]

CVSROOT:	/home/oc/cvs
Module name:	mem_ctrl
Changes by:	rudi	01/07/29 09:34:41

Modified files:
	doc            : README.txt STATUS.txt 
Added files:
	bench/verilog  : sync_cs_dev.v test_bench_top.v test_lib.v 
	                 tests.v wb_mast_model.v wb_model_defines.v 
	bench/verilog/160b3ver: DP160B3B_RU.V adv_bb.v dp160b3b.v 
	                        dp160b3t.v f160b3b.bkb f160b3b.bke 
	                        f160b3b.bkt f160b3t.bkb f160b3t.bke 
	                        f160b3t.bkt read.me t160b3b.v t160b3t.v 
	bench/verilog/sdram_models/16Mx16: mt48lc16m16a2.v 
	bench/verilog/sdram_models/16Mx8: mt48lc16m8a2.v 
	bench/verilog/sdram_models/2Mx32: bank0.txt bank1.txt bank2.txt 
	                                  bank3.txt mt48lc2m32b2.v 
	bench/verilog/sdram_models/32Mx8: mt48lc32m8a2.v 
	bench/verilog/sdram_models/4Mx16: bank0.txt bank1.txt bank2.txt 
	                                  bank3.txt mt48lc4m16a2.v 
	bench/verilog/sdram_models/4Mx32: mt48lc4m32b2.v 
	bench/verilog/sdram_models/8Mx16: mt48lc8m16a2.v 
	bench/verilog/sdram_models/8Mx8: bank0.txt bank1.txt bank2.txt 
	                                 bank3.txt mt48lc8m8a2.v 
	bench/verilog/sram_models/IDT71T67802: idt71t67802s133.v 
	                                       idt71t67802s150.v 
	                                       idt71t67802s166.v 
	                                       idt_512Kx18_PBSRAM_test.v 
	                                       readme_71T67802 
	bench/verilog/sram_models/MicronSRAM: mt58l1my18d.v 
	bench/vhdl     : 8Kx8_vhdl.vhd mt48lc2m32b2.v mt58l64l32p.v 
	                 tst_bench.vhd 
	rtl/verilog    : mc_adr_sel.v mc_cs_rf.v mc_defines.v mc_dp.v 
	                 mc_incn_r.v mc_mem_if.v mc_obct.v mc_obct_top.v 
	                 mc_rd_fifo.v mc_refresh.v mc_rf.v mc_timing.v 
	                 mc_top.v mc_wb_if.v 
	sim/rtl_sim/bin: Makefile 
	sim/vhdl_rtl_sim/bin: Makefile 
	syn/bin        : comp.dc design_spec.dc lib_spec.dc read.dc 

Log message:
	1) Changed Directory Structure
	2) Fixed several minor bugs

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml