This is just a note to let people know I've added two WISHBONE Verilog models and documentation to CVS. They are located in the wb_verilog directory. The slave model is a direct port of the VHDL model listed in the WISHBONE spec. I am still testing the Master model, so use with caution. Thanks, WW