

Firmware Design Document

Table 2-2 PHY-side interface

Note 1: Details will be showed in Appendix (Time sequence of signals).

Table 2-3 lists the I/Os that interface to management submodule.

Port Name	Direction	
-----------	-----------	--

FIFOs are always providing data to user logic unless they are empty. If

rxDAchecker

